- 您现在的位置：买卖IC网 > Sheet目录368 > W631GG6KB-15 (Winbond Electronics)IC DDR3 SDRAM 1GBIT 96WBGA
W631GG6KB
10.16.3 Timing Parameter Notes
1. Unit ?t CK( avg)‘ represents the actual t CK (avg) of the input clock under operation. Unit ?nCK‘ represents
one clock cycle of the input clock, counting the actual clock edges.
For example, t MRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another
Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is 4 x t CK (avg) +
t ERR (4per),min (which is smaller than 4 x t CK (avg)).
2. Timing that is not specified is illegal and after such an event, in order to provide proper operation, the
DRAM must be resetted or powered down and then restarted through the specified initialization
sequence before normal operation can continue.
3. The CK/CK# input reference level (for timing reference to CK / CK#) is the point at which CK and CK#
cross.
The DQS/DQS# input reference level is the point at which DQS and DQS# cross;
The input reference level for signals other than CK/CK#, DQS/DQS# and RESET# is V REFCA and
V REFDQ respectively.
4. Inputs are not recognized as valid until V REFCA stabilizes within specified limits.
5. The max values are system dependent.
6. t CK (avg) refers to the actual application clock period. WR refers to the WR parameter stored in mode
register MR0.
7. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
8. For these parameters, the DDR3 SDRAM device supports t nPARAM [nCK] = RU{ t PARAM [nS] / t CK (avg)
[nS] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied.
For example, the device will support tn RP = RU{t RP / t CK (avg)}, which is in clock cycles, if all input clock
jitter specifications are met. This means: For DDR3-1333 (9-9-9), of which t RP = 13.5nS, the device will
support tn RP = RU{t RP / t CK (avg)} = 9, as long as the input clock jitter specifications are met, i.e.
Precharge command at Tm and Active command at Tm+9 is valid even if (Tm+9 - Tm) is less than
13.5nS due to input clock jitter.
9. These parameters are measured from a command/address signal (CKE, CS#, RAS#, CAS#, WE#, ODT,
BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/CK#) crossing. The spec values are
not affected by the amount of clock jitter applied (i.e. t JIT (per), t JIT (cc), etc.), as the setup and hold are
relative to the clock signal crossing that latches the command/address. That is, these parameters
should be met whether clock jitter is present or not.
10.Pulse width of a input signal is defined as the width between the first crossing of V REF(DC) and the
consecutive crossing of V REF(DC) .
11.These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition
edge to its respective data strobe signal (DQS(L/U), DQS(L/U)#) crossing.
12.t DQSL describes the instantaneous differential input low pulse width on DQS - DQS#, as measured from
one falling edge to the next consecutive rising edge.
13.t DQSH describes the instantaneous differential input high pulse width on DQS - DQS#, as measured
from one rising edge to the next consecutive falling edge.
14.t DQSH ,act + t DQSL ,act = 1 t CK ,act ; with t XYZ ,act being the actual measured value of the respective timing
parameter in the application.
15.t DSH ,act + t DSS ,act = 1 t CK ,act ; with t XYZ ,act being the actual measured value of the respective timing
parameter in the application.
16.These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)#) crossing to its
respective clock signal (CK, CK#) crossing. The spec values are not affected by the amount of clock
jitter applied (i.e. t JIT (per), t JIT (cc), etc.), as these are relative to the clock signal crossing. That is, these
parameters should be met whether clock jitter is present or not.
Publication Release Date: Dec. 09, 2013
Revision A05
- 146 -
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W9412G6IH-5
IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I
IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5
IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I
IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E
IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E
IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E
IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I
IC DDR2 SDRAM 1GBIT 84WBGA
相关代理商/技术参数
W631GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA
W632GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 78WBGA
W634
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W638
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount